This standard defines technical architectures for a quantum computers based on the technological type (e.g., fault-tolerant universal quantum computing) and one or more qubit modalities (e.g., superconducting quantum processor). The defined architectures include the hardware (e.g., signal generator) and low-level software (e.g., quantum error correction) components of a quantum computer. The standard excludes any definition of a quantum circuit or algorithm.
- Sponsor Committee
- C/MSC - Microprocessor Standards Committee
Learn More - Status
- Active PAR
- PAR Approval
- 2021-11-09
Working Group Details
- Society
- IEEE Computer Society
Learn More - Sponsor Committee
- C/MSC - Microprocessor Standards Committee
Learn More - Working Group
-
QuARC/WG - Quantum Computing Architecture Working Group
Learn More - IEEE Program Manager
- Tom Thompson
Contact - Working Group Chair
- Blaise Vignon
Other Activities From This Working Group
Current projects that have been authorized by the IEEE SA Standards Board to develop a standard.
No Active Projects
Standards approved by the IEEE SA Standards Board that are within the 10-year lifecycle.
No Active Standards
These standards have been replaced with a revised version of the standard, or by a compilation of the original active standard and all its existing amendments, corrigenda, and errata.
No Superseded Standards
These standards have been removed from active status through a ballot where the standard is made inactive as a consensus decision of a balloting group.
No Inactive-Withdrawn Standards
These standards are removed from active status through an administrative process for standards that have not undergone a revision process within 10 years.
No Inactive-Reserved Standards