1500-2005 - IEEE Standard Testability Method for Embedded Core-based Integrated Circuits
Standard Details
This standard defines a mechanism for the test of core designs within a system on chip (SoC). This mechanism constitutes a hardware architecture and leverages the core test language (CTL) to facilitate communication between core designers and core integrators.
Sponsor Committee
Board Approval
Additional Resources Details
Working Group Details
Sponsor Committee
IEEE Program Manager