Superseded Standard

IEEE 1364-2001

IEEE Standard Verilog Hardware Description Language

Supersedes 1364-1995. The Verilog(R) Hardware Description Language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable,it supports the development,verification, synthesis,and testing of hardware designs; the communication of hardware design data; and the maintenance,modification,and procurement of hardware. The primary audiences for this standard are the implementors of tools supporting the language and advanced users of the language.

Sponsor Committee
C/DA - Design Automation
Learn More About C/DA - Design Automation
Status
Superseded Standard
PAR Approval
1999-12-07
Superseding
1364-1995
Board Approval
2001-03-17
History
Published:
2001-09-28

Additional Resources

Erratas
1364-2001_errata.pdf

Working Group Details

Society
IEEE Computer Society
Learn More About IEEE Computer Society
Sponsor Committee
C/DA - Design Automation
Learn More About C/DA - Design Automation
Working Group
1800_WG - SystemVerilog Language Working Group
IEEE Program Manager
Vanessa Lalitte
Contact Vanessa Lalitte
Working Group Chair
Tom Fitzpatrick

Other Activities From This Working Group

Current projects that have been authorized by the IEEE SA Standards Board to develop a standard.


No Active Projects

Standards approved by the IEEE SA Standards Board that are within the 10-year lifecycle.


1800-2023

IEEE Approved Draft Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language

The definition of the language syntax and semantics for SystemVerilog, which is a unified hardware design, specification, and verification language, is provided. This standard includes support for modeling hardware at the behavioral, register transfer level (RTL), and gate-level abstraction levels, and for writing test benches using coverage, assertions, object-oriented programming, and constrained random verification. The standard also provides application programming interfaces (APIs) to foreign programming languages.

Learn More About 1800-2023

These standards have been replaced with a revised version of the standard, or by a compilation of the original active standard and all its existing amendments, corrigenda, and errata.


1800-2005

IEEE Standard for SystemVerilog: Unified Hardware Design, Specification and Verification Language

This standard represents a merger of two previous standards: IEEE 1364-2005 Verilog hardware description language (HDL) and IEEE 1800-2005 SystemVerilog unified hardware design, specification and verification language. The 2005 SystemVerilog standard defines extensions to the 2005 Verilog standard. These two standards were designed to be used as one language. Merging the base Verilog language and the SystemVerilog extensions into a single standard enables users to have all information regarding syntax and semantics in a single document. (Adopted as IEC 62530:2007)

Learn More About 1800-2005

1800-2012

IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language

The definition of the language syntax and semantics for SystemVerilog, which is a unified hardware design, specification, and verification language, is provided. This standard includes support for modeling hardware at the behavioral, register transfer level (RTL), and gate-level abstraction levels, and for writing test benches using coverage, assertions, object-oriented programming, and constrained random verification. The standard also provides application programming interfaces (APIs) to foreign programming languages. (Thanks to our sponsor, the PDF of this standard is provided to the public no charge. Visit GETIEEE program located at https://ieeexplore.ieee.org/browse/standards/get-program/page for details.)

Learn More About 1800-2012

1800-2017

IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language

The definition of the language syntax and semantics for SystemVerilog, which is a unified hardware design, specification, and verification language, is provided. This standard includes support for modeling hardware at the behavioral, register transfer level (RTL), and gate-level abstraction levels, and for writing testbenches using coverage, assertions, object-oriented programming, and constrained random verification. The standard also provides application programming interfaces (APIs) to foreign programming languages. (The PDF of this standard is available at no cost at https://ieeexplore.ieee.org/browse/standards/get-program/page compliments of Accellera Systems Initiative)

Learn More About 1800-2017

62530-2007

IEC 62530 Ed. 1 (IEEE Std 1800(TM)-2005): Standard for SystemVerilog - Unified Hardware Design, Specification, and Verification Language

This standard provides a set of extensions to the IEEE 1364 Verilogu00ae hardware description language (HDL) to aid in the creation and verification of abstract architectural level models. It also includes design specification methods, embedded assertions language, testbench language including coverage and an assertions application programming interface (API), and a direct programming interface (DPI). This standard enables a productivity boost in design and validation and covers design, simulation, validation, and formal assertion-based verification flows.

Learn More About 62530-2007

These standards have been removed from active status through a ballot where the standard is made inactive as a consensus decision of a balloting group.


No Inactive-Withdrawn Standards

These standards are removed from active status through an administrative process for standards that have not undergone a revision process within 10 years.


No Inactive-Reserved Standards
Subscribe

Sign up for our monthly newsletter to learn about new developments, including resources, insights and more.