Circuitry that may be built into an integrated circuit to assist in the test, maintenance, and support of assembled printed circuit boards, assembled multi-die packages, and the test of die internal circuits is defined in this standard. The circuitry includes a high-speed TAP (HSTAP) with a packet encoder/decoder and distribution architecture through which instructions and test data are communicated. The standard leverages the languages of IEEE Std 1149.1™ to describe and operate the on-chip circuits.
- Sponsor Committee
- C/TT - Test Technology
Learn More - Status
- Active Standard
- PAR Approval
- 2013-10-21
- Board Approval
- 2017-05-18
- History
-
- ANSI Approved:
- 2018-11-26
- Published:
- 2017-07-28
Working Group Details
- Society
- IEEE Computer Society
Learn More - Sponsor Committee
- C/TT - Test Technology
Learn More - Working Group
-
HJTAG - High Speed Test Access Port and On-chip Distribution Architecture
Learn More - IEEE Program Manager
- Tom Thompson
Contact - Working Group Chair
- Mike Ricchetti
No Active Projects
No Active Standards
No Superseded Standards
No Inactive-Withdrawn Standards
No Inactive-Reserved Standards