A test access port and boundary-scan architecture for digital integrated circuits and for the digital portions of mixed analog/digital integrated circuits are discussed. These facilities seek to provide a solution to the problem of testing assembled printed circuit boards and other products based on highly complex digital integrated circuits and high-density, surface-mounting assembly techniques. The facilities also provide a means of accessing and controlling design-for-test features built into the digital integrated circuits themselves. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, so that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards. (This publication includes IEEE 1149.1a-1993.)
- Standard Committee
- C/TT - Test Technology
- Status
- Superseded Standard
- Board Approval
- 1993-06-17
- History
-
- ANSI Approved:
- 1993-12-08
- Published:
- 1993-10-21
Working Group Details
- Society
- IEEE Computer Society
- Standard Committee
- C/TT - Test Technology
Other Activities From This Working Group
Current projects that have been authorized by the IEEE SA Standards Board to develop a standard.
No Active Projects
Standards approved by the IEEE SA Standards Board that are within the 10-year lifecycle.
No Active Standards
These standards have been replaced with a revised version of the standard, or by a compilation of the original active standard and all its existing amendments, corrigenda, and errata.
No Superseded Standards
These standards have been removed from active status through a ballot where the standard is made inactive as a consensus decision of a balloting group.
No Inactive-Withdrawn Standards
These standards are removed from active status through an administrative process for standards that have not undergone a revision process within 10 years.
No Inactive-Reserved Standards