Standard icon


IEEE 1801-2013 - IEEE Standard for Design and Verification of Low-Power Integrated Circuits

Description: A method is provided for specifying power intent for an electronic design, for use in verification of the structure and behavior of the design in the context of a given power management architecture, and for driving implementation of that power management architecture. The method supports incremental refinement of power intent specifications required for IP-based design flows. (Thanks to our sponsor, the PDF of this standard is provided to the public no charge. Visit for more details.)
  • Status:Superseded STDHelp

Get This Standard

Buy Purchase a copy of this standardBuyExternal Link
Access with Subscription External Link Standards Online subscribers can access this standard in IEEE Xplore Digital Library. Access Learn More