IEEE 1076-2019 - IEEE Standard for VHDL Language Reference Manual
Standard Details
VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language.
Sponsor Committee
Board Approval
Open Source
Open Source CLA
Additional Resources Details
Working Group Details
Working Group
Working Group Chair
Sponsor Committee
IEEE Program Manager