P1581 - Standard for Static Component Interconnection Test Protocol and Architecture
Project Details
This standard defines a low-cost method for testing the interconnection of discrete, complex memory integrated circuits (ICs) where additional pins for testing are not available and implementing boundary scan (IEEE Std 1149.1, IEEE Standard for Test Access Port and Boundary-Scan Architecture, https://standards.ieee.org/standard/1149_1-2013.html) is not feasible. This standard describes the implementation rules for the test logic and test mode access/exit methods in compliant ICs. The standard is limited to the behavioral description of the implementation and will not include the technical design for the test logic or test mode control circuitry.
Standards Committee
PAR Approval
PARs
Additional Resources Details
Historical Base Standard
Working Group Details
Working Group
Standards Committee
Society
IEEE Program Manager
Existing Standards