IEEE 1364-2005 - IEEE Standard for Verilog Hardware Description Language
Standard Details
The Verilog hardware description language (HDL) is defined in this standard. Verilog HDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine-readable and human-readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. The primary audiences for this standard are the implementers of tools supporting the language and advanced users of the language.
Sponsor Committee
Status
Board Approval
History
Additional Resources Details
Pars
Historical Base Standard
Working Group Details
Working Group
Working Group Chair
Sponsor Committee
Society
IEEE Program Manager
Existing Standards