IEEE 1076.6-2004 - IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis
Standard Details
This document specifies a standard for use of very high-speed integrated circuit hardware description language (VHDL) to model synthesizable register-transfer level digital logic. A standard syntax and semantics for VHDL register-transfer level synthesis is defined. The subset of the VHDL language, which is synthesizable, is described, and nonsynthesizable VHDL constructs are identified that should be ignored or flagged as errors.
Sponsor Committee
Status
Board Approval
History
Additional Resources Details
Pars
Historical Base Standard
Working Group Details
Working Group
Working Group Chair
Sponsor Committee
Society
IEEE Program Manager