This standard defines the hardware and software architecture of hybrid quantum-classical computing environments. It specifies the interconnection between one or more quantum processor units (QPUs) and one or more central processing units (CPUs) and/or graphics processing units (GPUs) and/or tensor processing units (TPUs) and/or field programmable gate arrays (FPGAs). This standard includes the definition of application programming interfaces (APIs) to improve high-performance computing (HPC) and excludes any definition of classical (super) computers and quantum computers.
- Standard Committee
- C/SABSC - Standards Activities Board Standards Committee
- Status
- Active PAR
- PAR Approval
- 2022-09-21
Working Group Details
- Society
- IEEE Computer Society
- Standard Committee
- C/SABSC - Standards Activities Board Standards Committee
- Working Group
-
QuCLC - Hybrid Quantum-Classical Computing Working Group
- IEEE Program Manager
- Jonathan Goldberg
Contact Jonathan Goldberg - Working Group Chair
- Gilles CEYSSAT
Other Activities From This Working Group
Current projects that have been authorized by the IEEE SA Standards Board to develop a standard.
No Active Projects
Standards approved by the IEEE SA Standards Board that are within the 10-year lifecycle.
No Active Standards
These standards have been replaced with a revised version of the standard, or by a compilation of the original active standard and all its existing amendments, corrigenda, and errata.
No Superseded Standards
These standards have been removed from active status through a ballot where the standard is made inactive as a consensus decision of a balloting group.
No Inactive-Withdrawn Standards
These standards are removed from active status through an administrative process for standards that have not undergone a revision process within 10 years.
No Inactive-Reserved Standards