This standard defines a technical architecture for quantum computers. Features and characteristics of the architecture are based on quantum qubit modalities (e.g., superconducting, neutral atoms, trapped ions, photonic, NV centers), and mode of operations (e.g., digital and analog). The defined architectures include the hardware (e.g., signal generator), low-level software (e.g., quantum error correction) components, and programming method (description of quantum circuits, description of Hamiltonian evolution) of such architectures.
- Standard Committee
- C/MSC - Microprocessor Standards Committee
- Status
- Active PAR
- PAR Approval
- 2023-09-21
Working Group Details
- Society
- IEEE Computer Society
- Standard Committee
- C/MSC - Microprocessor Standards Committee
- Working Group
-
QuARC/WG - Quantum Computing Architecture Working Group
Learn More About QuARC/WG - Quantum Computing Architecture Working Group - IEEE Program Manager
- Tom Thompson
Contact Tom Thompson - Working Group Chair
- Blaise Vignon
Other Activities From This Working Group
Current projects that have been authorized by the IEEE SA Standards Board to develop a standard.
No Active Projects
Standards approved by the IEEE SA Standards Board that are within the 10-year lifecycle.
No Active Standards
These standards have been replaced with a revised version of the standard, or by a compilation of the original active standard and all its existing amendments, corrigenda, and errata.
No Superseded Standards
These standards have been removed from active status through a ballot where the standard is made inactive as a consensus decision of a balloting group.
No Inactive-Withdrawn Standards
These standards are removed from active status through an administrative process for standards that have not undergone a revision process within 10 years.
No Inactive-Reserved Standards