This document specifies a standard for use of very high-speed integrated circuit hardware description language (VHDL) to model synthesizable register-transfer level digital logic. A standard syntax and semantics for VHDL register-transfer level synthesis is defined. The subset of the VHDL language, which is synthesizable, is described, and nonsynthesizable VHDL constructs are identified that should be ignored or flagged as errors.
- Sponsor Committee
- C/DA - Design Automation
Learn More About C/DA - Design Automation - Status
- Inactive-Withdrawn Standard
- PAR Approval
- 2003-05-15
- Superseding
- 1076.6-1999
- Board Approval
- 2004-05-12
- History
-
- Withdrawn:
- 2010-01-09
- ANSI Approved:
- 2004-08-25
- Published:
- 2004-10-11
Working Group Details
- Society
- IEEE Computer Society
Learn More About IEEE Computer Society - Sponsor Committee
- C/DA - Design Automation
Learn More About C/DA - Design Automation - Working Group
-
SI-WG - VHDL Register Transfer Level (RTL) Synthesis Working Group
- IEEE Program Manager
- Vanessa Lalitte
Contact Vanessa Lalitte - Working Group Chair
- Jayaram Bhasker
Other Activities From This Working Group
Current projects that have been authorized by the IEEE SA Standards Board to develop a standard.
No Active Projects
Standards approved by the IEEE SA Standards Board that are within the 10-year lifecycle.
No Active Standards
These standards have been replaced with a revised version of the standard, or by a compilation of the original active standard and all its existing amendments, corrigenda, and errata.
No Superseded Standards
These standards have been removed from active status through a ballot where the standard is made inactive as a consensus decision of a balloting group.
No Inactive-Withdrawn Standards
These standards are removed from active status through an administrative process for standards that have not undergone a revision process within 10 years.
No Inactive-Reserved Standards