Inactive-Withdrawn Standard

IEEE/ISO 10857-1994

ISO/IEC/IEEE International Standard - Information Technology -- Microprocessor Systems -- Futurebus+(R) - Logical Protocol specification

This International Standard provides a set of tools with which to implement a Futurebus+ architecture with performance and cost scalability over time, for multiple generations of single- and multiple-bus multiprocessor systems. Although this specification is principally intended for 64-bit address and data operation, a fully compatible 32-bit subset is provided, along with compatible extensions to support 128- and 256-bit data highways. Allocation of bus bandwidth to competing modules is provided by either a fast centralized arbiter, or a fully distributed, one or two pass, parallel contention arbiter. Bus allocation rules are provided to suit the needs of both real-time (priority based) and fairness (equal opportunity access based) configurations. Transmission of data over the multiplexed address/data highway is governed by one of two intercompatible transmission methods: a) a technology-independent, compelled-protocol, supporting broadcast, broad call, and transfer intervention (the minimum requirement for all Futurebus+ systems), and b) a configurable transfer-rate, source-synchronized protocol supporting only block transfers and source-synchronized broadcast for systems requiring the highest possible performance. Futurebus+ takes its name from its goal of being capable of the highest possible transfer rate consistent with the technology available at the time modules are designed, while ensuring compatibility with all modules designed to this standard both before and after. The plus sign (+) refers to the extensible nature of the specification, and the hooks provided to allow further evolution to meet unanticipated needs of specific application architectures. It is intended that this International Standard be used as a key component of an approved IEEE Futurebus+ profile.

Sponsor Committee
C/MSC - Microprocessor Standards Committee
Learn More About C/MSC - Microprocessor Standards Committee
Inactive-Withdrawn Standard

Working Group Details

IEEE Computer Society
Learn More About IEEE Computer Society
Sponsor Committee
C/MSC - Microprocessor Standards Committee
Learn More About C/MSC - Microprocessor Standards Committee

Other Activities From This Working Group

Current projects that have been authorized by the IEEE SA Standards Board to develop a standard.

No Active Projects

Standards approved by the IEEE SA Standards Board that are within the 10-year lifecycle.

No Active Standards

These standards have been replaced with a revised version of the standard, or by a compilation of the original active standard and all its existing amendments, corrigenda, and errata.

No Superseded Standards

These standards have been removed from active status through a ballot where the standard is made inactive as a consensus decision of a balloting group.

No Inactive-Withdrawn Standards

These standards are removed from active status through an administrative process for standards that have not undergone a revision process within 10 years.

No Inactive-Reserved Standards
Subscribe to our Newsletter

Sign up for our monthly newsletter to learn about new developments, including resources, insights and more.