POTENTIAL GAPS FOR AUTOMOTIVE ETHERNET
A VIEW FROM THE END-USER

IEEE SA ETHERNET & IP @ AUTOMOTIVE TECHNOLOGY DAY, SAO PAULO, SEPT 2023

BMW AG | Michael Kaindl | IEEE-SA Ethernet & IP @ Automotive Technology Day 19th & 20th Sept. 2023
From the abstract:

After several year using Automotive Ethernet with a great success some negative topics appear too. In many cases it seems that discussing negative topics, so called undefined “extra features” is not necessary and not really a thing to do this in the public. Differently we would give an impulse with the presentation to the Automotive Ethernet users an impulse actively to cooperate to avoid pitfalls, improve the technology and strengthen the Automotive Ethernet community. The presentation will cover Interop issues at one example, currently under investigation. A second topic shows the MDIO interface for configuration as an potential risk. The last example tries to explain, where the IEEE and OpenAlliance specifications need to improve for higher data rates.

Three examples:

➢ Start-up of 100 and 1000BaseT1 links.
➢ MDIO issues.
➢ Missing parameters for STP link and system.
START UP UNDER NOISE

➢ Why EMC noise seems to be an underestimated problem.

➢ Two test setups for impact on noise.

➢ Summary on test results and conclusion.
A test report of a device, which performs an extra test with extended parameter:

**ETH-Link-Off Observation**

Description of Test:
1. Apply disturbance to DUT
2. Switch on DUT and boot up
3. Switch off DUT
4. Switch to next Frequency and continue with 1

Note: dwell time = 15sec boot up + 37sec monitoring = 52sec

Observation:
- During and after boot up sporadically and not frequency depending, ETH-Port has no link established or late established.

Is this a relevant test?
Test error?
Current status of PHY implementation?

Discussion was already started at the beginning of Automotive Ethernet:
- PHY designer: The link-up uses a modified signaling, which is more robust than normal traffic.

But it is a critical phase, as the channel parameters are not compensated.
- EMC result (~2014) show no significant impact of noise at start-up.

→ was not a topic for further investigation.

→ This sequence exceeds current requirements (currently: only established link is tested).
→ Test sequence needs longer time between the frequency steps.
→ Current EMC test sequence implicitly causes a link-up with no-noise/no-field, as between each frequency step the field is reduced / turned-off.

→ Can the observed behavior be confirmed?
→ Can we define a useful test setup?
SETUP 1 – USE SINE WAVE / NOISE GENERATOR

Setup is derived from IEEE-receiver test:

Two test signals are used: sine sweep / Gaussian noise.

- Monitoring the MSE value, the impact of noise on active link can be observed.
- Try a link-up with a known noise level:
  a) Either with Power On (Hard Reset).
  b) -Or- with PHY Soft Reset.

Results of this setup:
- Sine sweep and Gaussian noise shows impact.
- Obviously a difference between Hard Reset and Soft Reset.
OBSERVING THE MSE VALUE AND LINK-UP WITH „EMC-TOOLS“

Setup for both: Using the noise generator to get a MSE value of > 200.
- **Power- On Reset** of one link partner for a defined time.

**Soft Reset:** Use test feature for link-up test.

**Indication:**
- Link-up behavior change in presence of noise on the line.
- Link-up differs between Hard-Reset / Power-On and Soft-Reset.

But these setups have to many side parameter which impact the behavior.
- Define a more direct test setup for detailed test. With different PHYs from different vendor.
SETUP 2 - USE EMC TEST SETUP

- Using the same EMC tools;
- Apply Soft Reset → built-in feature of EMC tool.
- Apply Power-On Reset link partner (1s Power off) 60s per step; read-out / reset every 5s

Test Setups:
- Stripline 200V/m
- BCI 106dBµA
- Antenna: (Log-Per 0.2-1GHz) 70V/m; 100V/m; 120V/m; 140V/m

Results using these setups:
⇒ EMC has impact on start-up.

Indication:
- Link-up behavior change in presence of noise .
- Link-up differ between Hard-Reset / Power-On and Soft-Reset.
Note: Here mainly deviation of link-up time at frequencies out-of-band were observed!
These setups have many side parameters which impact the behavior (as stated before).
⇒ Define a more direct test setup for detailed test.
⇒ With different PHYs from different vendors.
SUMMARY: START-UP UNDER NOISE

- Test setup 1 verified at Ruetz for 1000BaseT1; setup 2 verified at FTZ for 100BaseT1 with DPI setup: ➔ observation confirmed.
  ➔ deviation of link-up time.
  ➔ fail at dedicated frequency.
  ➔ behavior is different for chips from different vendors.

- The initial observation is correct:
  ➔ start-up under noisy condition might fail or may be delayed.
  ➔ depends on vendor implementation.

- For some applications it might be a relevant issue, when link-up is significantly delayed or even fails.
- Potentially a topic for low-power modes, e.g. EEE with sync-sequences in the low power operation.

➔ The start-up has to be tested independent from a established link.
➔ Same for low-power modes.

❖ The test method with the AWG generator and the directional coupler seems a fast and direct method for tests.

➔ IEEE should define test criteria for the start-up and for the low-power mode with environmental impact.
MDIO ISSUES

➢ MDIO Basic - a short introduction.

➢ Why MDIO is important:
  ▪ MDIO use case: Configuration.
    • Consequences of wrong or defective configuration.

➢ Experience with using MDIO:
  ▪ Example: Impact of timing.
  ▪ Approach for analyzing the MDIO traffic.

➢ Summary and proposal for improvement.
**MDIO BASICS**

A short introduction to MDIO:

Clause 22:*

Original Format; limited address range (5bit).

![Original Format Diagram]

Clause 45:**

Extended Format; extended address range (16 bit / Devtype).

![Extended Format Diagram]

V\(_{\text{I/O}}\) 1.2V**...5V**

MDC frequency: \(\text{min: kHz} \ldots \text{max: 2.5 to 10 MHz.}\)

---

**MDIO is for PHY the Interface for configuration, control and monitoring.**

<table>
<thead>
<tr>
<th>ST</th>
<th>2 bits</th>
<th>Start of Frame (01 for Clause 22)</th>
</tr>
</thead>
<tbody>
<tr>
<td>OP</td>
<td>2 bits</td>
<td>OP Code</td>
</tr>
<tr>
<td>PHYADR</td>
<td>5 bits</td>
<td>PHY Address</td>
</tr>
<tr>
<td>REGADR</td>
<td>5 bits</td>
<td>Register Address</td>
</tr>
<tr>
<td>TA</td>
<td>2 bits</td>
<td>Turnaround time to change bus ownership from STA to MMD if required</td>
</tr>
<tr>
<td>DATA</td>
<td>16 bits</td>
<td>Data Driven by STA during write Driven by MMD during read</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>ST</th>
<th>2 bits</th>
<th>Start of Frame (00 for Clause 45)</th>
</tr>
</thead>
<tbody>
<tr>
<td>OP</td>
<td>2 bits</td>
<td>OP Code</td>
</tr>
<tr>
<td>PHYADR</td>
<td>5 bits</td>
<td>PHY Address</td>
</tr>
<tr>
<td>Devtype</td>
<td>5 bits</td>
<td>Device Type</td>
</tr>
<tr>
<td>TA</td>
<td>2 bits</td>
<td>Turnaround time to change bus ownership from STA to MMD if required</td>
</tr>
<tr>
<td>ADDR/DATA</td>
<td>16 bits</td>
<td>Address or Data Driven by STA for address Driven by STA during write Driven by MMD during read Driven by MMD during read-increment-address</td>
</tr>
</tbody>
</table>
MDIO USE CASE: CONFIGURATION AT DIFFERENT PHY GENERATIONS

Configuration of PHYs using the MDIO interface is an important use case:
A comparison of size of configuration script for different PHY generations.
Base is the size of the SW implementation (api.c-file) in kilobyte.

<table>
<thead>
<tr>
<th>PHY-Generation</th>
<th>HW-Config</th>
<th>MacSec</th>
<th>PTP</th>
<th>EEE</th>
</tr>
</thead>
<tbody>
<tr>
<td>100BaseT1 (2018)</td>
<td>Yes (7Kb)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100BaseT1 (2021)</td>
<td>Yes (10Kb)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100BaseT1 (2025)</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td></td>
</tr>
<tr>
<td>1000BaseT1 (2018)*</td>
<td>Yes (39Kb)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1000BaseT1 (2021)</td>
<td>Yes (30Kb)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1000BaseT1 (2025)</td>
<td>Yes (30Kb)</td>
<td>Yes (122Kb)</td>
<td>Yes (30Kb)</td>
<td></td>
</tr>
<tr>
<td>MGBaseT1</td>
<td>Yes (150Kb)</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
</tbody>
</table>

* Some adoptions for 1000BT1 operation were made thru scripts during the market introduction

Size of configuration parameter increases over speed grades and feature set.
There is no indication that there is a saturation for necessary configuration data.
Configuration of PHY is done via MDIO Interface.

[Source: vendor API / real implementation]
CONSEQUENCE OF USING A WRONG / DEFECTIVE CONFIGURATION

PHY function will not be according to the requirement of the chipmakers:
   a) no function at all
   b) marginally different function
   c) side effects in specific operation states
   d) non-optimal performance (start-up, EMC, error handling, ...)

- The next example shows the impact of a timing variation
  as not specified by the chip maker.
- What will happen if we get a bit error during transmission?
  - From EMC?
  - Internal ECU noise?
  ➔ currently not a reported fault for Ethernet; known failure for CAN devices and ASICs.

*Feedback from chipmakers during test in development

Script is not the latest one that has been used in your tests as well as
the chip version.
I strongly recommend to start your tests with xxx version of the ABCXYZ
and latest script.

Use of a wrong or a defective script will not be indicated always immediately as failure/mal-function!

➔ MDIO needs some improvement e.g. a defined method for guaranteed data integrity.
EXAMPLE: IMPACT OF TIMING IN MDIO ACCESS

At extended IOP tests we observed an issue about timing at the MDIO bus:

Following setup / procedure is used:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>maximum linkup time</td>
<td>100</td>
<td>93,3</td>
<td>ms</td>
<td></td>
</tr>
<tr>
<td>minimum linkup time</td>
<td>0</td>
<td>12,8</td>
<td>ms</td>
<td></td>
</tr>
<tr>
<td>Standard deviation linkup time</td>
<td>50</td>
<td>7,99</td>
<td>ms</td>
<td></td>
</tr>
</tbody>
</table>

3.1 Reset time= 2ms (default)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>maximum linkup time</td>
<td>100</td>
<td>12,8</td>
<td>ms</td>
<td></td>
</tr>
<tr>
<td>minimum linkup time</td>
<td>0</td>
<td>11</td>
<td>ms</td>
<td></td>
</tr>
<tr>
<td>Standard deviation linkup time</td>
<td>50</td>
<td>0,90</td>
<td>ms</td>
<td></td>
</tr>
</tbody>
</table>

3.2 Reset Time=7ms

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>maximum linkup time</td>
<td>100</td>
<td>12,8</td>
<td>ms</td>
<td></td>
</tr>
<tr>
<td>minimum linkup time</td>
<td>0</td>
<td>11</td>
<td>ms</td>
<td></td>
</tr>
<tr>
<td>Standard deviation linkup time</td>
<td>50</td>
<td>7,49</td>
<td>ms</td>
<td></td>
</tr>
</tbody>
</table>

3.3 Reset time= 14ms

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>maximum linkup time</td>
<td>100</td>
<td>12,8</td>
<td>ms</td>
<td></td>
</tr>
<tr>
<td>minimum linkup time</td>
<td>0</td>
<td>11</td>
<td>ms</td>
<td></td>
</tr>
<tr>
<td>Standard deviation linkup time</td>
<td>50</td>
<td>0,90</td>
<td>ms</td>
<td></td>
</tr>
</tbody>
</table>

Tests made by in-tech / Ruetz-System-Solutions on behalf of BMW

Linkup deviation between HW and SW Reset.
Link-up behavior dependent from timing parameter in configuration file
AND accordingly execution of the code (in complex SW-system...).
**APPROACH TO ANALYZE FOR CORRECT MDIO-ACCESS**

We have observed that it might be useful to check for correct configuration. Does a verification of data written to the PHY help?

Example shows a commercial SOHO switch: Behavior can be found at almost any Automotive PHY, too.

<table>
<thead>
<tr>
<th>Index</th>
<th>Time</th>
<th>D/C</th>
<th>V/C</th>
<th>Data</th>
<th>Reg</th>
<th>Summary</th>
</tr>
</thead>
<tbody>
<tr>
<td>477</td>
<td>0.24</td>
<td>18</td>
<td>18</td>
<td>0039</td>
<td>17</td>
<td>Write to Vendor Specific (24)</td>
</tr>
<tr>
<td>478</td>
<td>0.24</td>
<td>18</td>
<td>18</td>
<td>0039</td>
<td>17</td>
<td>Write to Vendor Specific (24)</td>
</tr>
<tr>
<td>479</td>
<td>0.24</td>
<td>11</td>
<td>17</td>
<td>0039</td>
<td>17</td>
<td>Write to Vendor Specific (17)</td>
</tr>
<tr>
<td>480</td>
<td>0.24</td>
<td>11</td>
<td>17</td>
<td>0039</td>
<td>17</td>
<td>Write to Vendor Specific (17)</td>
</tr>
<tr>
<td>481</td>
<td>0.24</td>
<td>17</td>
<td>17</td>
<td>0039</td>
<td>17</td>
<td>Write to Vendor Specific (17)</td>
</tr>
<tr>
<td>482</td>
<td>0.24</td>
<td>17</td>
<td>17</td>
<td>0039</td>
<td>17</td>
<td>Write to Vendor Specific (17)</td>
</tr>
<tr>
<td>483</td>
<td>0.24</td>
<td>17</td>
<td>17</td>
<td>0039</td>
<td>17</td>
<td>Write to Vendor Specific (17)</td>
</tr>
<tr>
<td>484</td>
<td>0.24</td>
<td>17</td>
<td>17</td>
<td>0039</td>
<td>17</td>
<td>Write to Vendor Specific (17)</td>
</tr>
<tr>
<td>485</td>
<td>0.24</td>
<td>17</td>
<td>17</td>
<td>0039</td>
<td>17</td>
<td>Write to Vendor Specific (17)</td>
</tr>
<tr>
<td>486</td>
<td>0.24</td>
<td>17</td>
<td>17</td>
<td>0039</td>
<td>17</td>
<td>Write to Vendor Specific (17)</td>
</tr>
<tr>
<td>487</td>
<td>0.24</td>
<td>11</td>
<td>17</td>
<td>0039</td>
<td>17</td>
<td>Write to Vendor Specific (17)</td>
</tr>
<tr>
<td>488</td>
<td>0.24</td>
<td>11</td>
<td>17</td>
<td>0039</td>
<td>17</td>
<td>Write to Vendor Specific (17)</td>
</tr>
<tr>
<td>489</td>
<td>0.24</td>
<td>11</td>
<td>17</td>
<td>0039</td>
<td>17</td>
<td>Write to Vendor Specific (17)</td>
</tr>
</tbody>
</table>

Read-Back of register provides different data than written.
- It depends on the according function.
- Not useful for a simple control for correct settings.

Current status: The user can only follow the guidelines of the chip vendor and has no guarantee that configuration was received correctly.
SUMMARY: MDIO

- MDIO gains importance for PHY / Switch operation:
  - Improvement for data integrity is needed.
  - Improvement on definition of data handling is needed:
    - timings
    - structure
- MDIO is the access of the user to internal information for controlling, monitoring, debugging.
- A short list for new requirements / potential improvements:
  - establish a robust communication, with:
    - Checksum / bit error detection / Check for correct data transmission.
    - Check for data consistency.
    - Definition of timing of data transfer.
  - high speed: allow fast access for monitoring.
  - allow access in low power mode of PHY.
  - security feature for MDIO access.
  - test modes (e.g. defined test sequence).
  - adjustable I/O characteristics / driver strength.

... -tbc-
MISSING PARAMETERS FOR STP LINK AND SYSTEM

➢ Overview IEEE specification for the link channel.

➢ Understanding the IEEE specification.

➢ The channel under the view of EMC.
  ▪ A different view from the end user.

➢ Summary on missing parameters.
IEEE SPECIFICATION FOR THE CHANNEL (EXAMPLE: 802.3CH)

149.5.1 Test Modes: (@MDI):
- Jitter, PreCoder, TX linearity, normal PSD, TX droop; Normal Mode.

149.5.2 TX electrical specification:
- assume either test mode –or- normal operation.

149.5.3 RX electrical specification:
- BER, Alien crosstalk noise rejection.

149.7 Link segment:
- IL, RL Coupling/Screening Attenuation; PSANEXT, PSAACRF.

149.8 MDI specification:
- RL.

149.9 Environment:
- Safety, EMC.

149 C TX function to RX function channel characteristic:
- PCB, IL, RL, Coupling between multiport.
UNDERSTANDING THE IEEE SPECIFICATION

- IEEE 802.3 defines a standard -not the implementation-:
  - Definition of the protocol.
  - TX characteristic.
  - Definition of the link segment.
- RX characteristic is implementers choice.
- Standard conformant implementations are the essence of the IEEE community.

The figure summarizes the scope of the IEEE Spec about the channel:
THE CHANNEL UNDER THE VIEW OF EMC

Definitions are made towards:

➢ Signal behavior.
➢ Impact of EMC effects on signal behavior along the link segment.

Figure 149C-1—Channel Tx function to Rx function
Almost no definitions are made towards:

- A real channel with the additional parameters:
  - Mode conversion.
  - Rules for use of shield.
- EMC emission.
- Other interfaces of the chip \(\text{„implementers responsibility / choice”}.\)
SUMMARY ON MISSING PARAMETER FOR STP

➢ Mode conversion currently not defined in IEEE specification.
   ➢ IEEE spec should define requirement on mode conversion:
     of the Channel.
     of the MDI at PCB level.

➢ EMC is covered in a short statement – proposal for further improvements:
   - Even they might be potentially out-of-scope of IEEE –

   - Generic concept for shielding.
     Shield as a method to handle EMC at the use of high-speed data links.
   - Include other interfaces of Ethernet devices:
     - Configuration / control interfaces: MDIO, SPI.
     - Interface to µC /SoC: *MII, PCIe ...
   - Include GND and power supply concept into EMC topic.

EMC topics are not uni-directional:
Signal integrity and electro-magnetic-compatibility are the two sides of the same coin.
OVERALL SUMMARY

There are gaps in the IEEE specifications....

There are potential improvements for specifications.

There is no real hard border between essential definitions and implementation topics.

Currently missing topics / finalization for automotive is done at Open Alliance.
  When chips are available: ➔ time, costs, and requirement to change an existing device.

Some topics are today out of the traditional scope of an IEEE 802.3 specification...
...an automotive EMC guideline as part of the specification collection could help to establish a clean standard.

Additional, generic requirements for all interfaces and pins of an Ethernet device could help to avoid pitfalls and will reduce the effort of testing.
Any item not addressed is a potential interoperability issue, with the consequence of a non-standard conformant market approach, sub-de-facto standard implementations, at extra cost and time.

Automotive industry needs IEEE as strong standardization body.

IEEE needs a wide and in-depth contribution, continuously from the automotive industry, the OEMs, the 1st & 2nd tier suppliers.