Standard icon

IEEE STANDARD

1364.1-2002 - (Replaced)IEEE Standard for Verilog Register Transfer Level Synthesis

Description: Standard syntax and semantics for Verilog HDL-based RTL synthesis are described in this standard.
  • Status: Withdrawn Standard Help

Get This Standard

Buy Purchase a copy of this standard Buy External Link
Buy VuSpec CD ROM This standard can be purchased as part of the following VuSpect CD:
- 2007 Electronic Design Automation (EDA) Buy
Access with Subscription External Link Standards Online subscribers can access this standard in IEEE Xplore Digital Library. Access Learn More