Working Group Icon

Standards Development Working Group

SI-WG - VHDL Register Transfer Level (RTL) Synthesis Working Group

This document specifies a standard for use of very high-speed integrated circuit hardware description language (VHDL) to model synthesizable register-transfer level digital logic. A standard syntax and semantics for VHDL register-transfer level synthesis is defined. The subset of the VHDL language, which is synthesizable, is described, and nonsynthesizable VHDL constructs are identified that should be ignored or flagged as errors.
  • Status: Active Standard Help

Existing Standards Created by this Working Group

Member Bottom Section Image

Working Group Participants

Your web administrator or Working Group Chair can request an update to the information on this page. The IEEE Standards Association also offers free web hosting for Working Groups, as well as Professional Services to support your activities.

Did You Know?

The IEEE-SA offers companion services to help expedite standards development. View Case Studies.