IEEE Std 694-1985 IEEE Standard for Microprocessor Assembly Language -Description

Content

• 1. Scope and Purpose
• • 1.1 Scope
  • 1.2 Purpose
• 2. Definitions and References
• • 2.1 Definitions
  • 2.2 References
• 3. Instruction Set
• • 3.1 General
  • • 3.1.1 Instruction Names
    • 3.1.2 Instruction Mnemonics
    • 3.1.3 Synonymous Mnemonics
  • 3.2 Arithmetic Instructions
  • • 3.2.1 ADD, SUB, MUL, DIV
    • 3.2.2 -U, -S
    • 3.2.3 ADDC, SUBC
    • 3.2.4 -R
    • 3.2.5 INC, DEC
    • 3.2.6 CMP
    • 3.2.7 TEST
    • 3.2.8 TESTSET
    • 3.2.9 NEG
    • 3.2.10 ADJ
    • 3.2.11 CVT
  • 3.3 Logical and Shift Instructions
  • • 3.3.1 AND, OR, XOR
    • 3.3.2 NOT
    • 3.3.3 SET, CLR
    • 3.3.4 -C, -V
    • 3.3.5 SHL, SHR
    • 3.3.6 SHLA, SHRA
    • 3.3.7 ROL, ROR
    • 3.3.8 ROLC, RORC
  • 3.4 Data Transfer Instructions
  • • 3.4.1 LD
    • 3.4.2 ST
    • 3.4.3 MOVE
    • 3.4.4 FILL
    • 3.4.5 PUSH, POP
    • 3.4.6 XCH
    • 3.4.7 IN, OUT
  • 3.5 Control Transfer Instructions
  • • 3.5.1 BR, B-
    • 3.5.2 -Z, -NZ, -E, -NE
    • 3.5.3 -GT, -GE, -LT, -LE
    • 3.5.4 -H, -NH, -L, -NL
    • 3.5.5 -C, -NC, -P, -NP, -N, -NN, -V, -NV, -PE, -PO
    • 3.5.6 -T, -F
    • 3.5.7 D-, I-
    • 3.5.8 CALL, CALL-
    • 3.5.9 RET, RET-
    • 3.5.10 RETI
    • 3.5.11 RETSKIP
    • 3.5.12 SKIP, SKIP-
  • 3.6 Miscellaneous Instructions
  • • 3.6.1 BRK
    • 3.6.2 CC-
    • 3.6.3 EI, DI
    • 3.6.4 ENTER, EXIT
    • 3.6.5 EXT
    • 3.6.6 HALT
    • 3.6.7 INS
    • 3.6.8 -M
    • 3.6.9 NOP
    • 3.6.10 TR
    • 3.6.11 WAIT
• 4. Operands and Syntax
• • 4.1 Coding Format
  • • 4.1.1 Lines
    • 4.1.2 Identifiers
    • 4.1.3 Comments
    • 4.1.4 Whitespace
    • 4.1.5 Labels
    • 4.1.6 Instruction Mnemonics
  • 4.2 Operand Ordering
  • 4.3 Operand Specification
  • • 4.3.1 Operand Specifiers
    • 4.3.2 Addressable Components
  • 4.4 Expressions
  • • 4.4.1 Operators
  • 4.5 Constants
  • • 4.5.1 Numeric Constants
    • 4.5.2 Character Strings
  • 4.6 Location Counter Reference
  • 4.7 Addressing Modes
  • • 4.7.1 Address Space Operators
    • 4.7.2 Indexing and Indirect Addressing
    • 4.7.3 Scaling
    • 4.7.4 Autoincrement and Autodecrement
    • 4.7.5 Parentheses
• 5. Assembler Directives
• • 5.1 General
  • 5.2 Directives
  • • 5.2.1 ASSIGN
    • 5.2.2 DATA
    • 5.2.3 END
    • 5.2.4 EQU
    • 5.2.5 EXPORT
    • 5.2.6 HEADING
    • 5.2.7 IMPORT
    • 5.2.8 ORG
    • 5.2.9 PAGE
    • 5.2.10 RADIX
    • 5.2.11 RES
• 6. Bibliography

links: [Standard Status] - [Purchase] - [PDF^*] - [Bus Architecture Collection - Description]

available for Standards Online Bus Architecture Collection subscribers only