Standard icon

IEEE STANDARD

IEEE 1800.2-2017 - IEEE Standard for Universal Verification Methodology Language Reference Manual

Description: The Universal Verification Methodology (UVM) that can improve interoperability, reduce the cost of using intellectual property (IP) for new projects or electronic design automation (EDA) tools, and make it easier to reuse verification components is provided. Overall, using this standard will lower verification costs and improve design quality throughout the industry. The primary audiences for this standard are the implementors of the UVM base class library, the implementors of tools supporting the UVM base class library, and the users of the UVM base class library. (The PDF of this standard is available at no cost compliments of the GET IEEE program http://standards.ieee.org/about/get/)
  • Status: Active STD Help

Get This Standard

Get an Adobe Acrobat PDF version of this standard. Buy Access via the
IEEE Get Program
Access with Subscription External Link Standards Online subscribers can access this standard in IEEE Xplore Digital Library. Access Learn More