To develop a standard syntax and semantics for Verilog RTL synthesis. This standard shall define the subset of IEEE 1364 (Verilog HDL) which is suitable for RTL synthesis and shall define the semantics of that subset for the synthesis domain. This standard shall be based on the current existing IEEE 1364 standard.
Existing Standards Created by this Working Group
Working Group Participants
Your web administrator or Working Group Chair can request an update to the information on this page. The IEEE Standards Association also offers free web hosting for Working Groups, as well as Professional Services to support your activities.
Did You Know?
The IEEE-SA offers companion services to help expedite standards development. View Case Studies.