Working Group Icon

Standards Development Working Group

HJTAG - High Speed Test Access Port and On-chip Distribution Architecture

Circuitry that may be built into an integrated circuit to assist in the test, maintenance, and support of assembled printed circuit boards, assembled multi-die packages, and the test of die internal circuits is defined in this standard. The circuitry includes a high-speed TAP (HSTAP) with a packet encoder/decoder and distribution architecture through which instructions and test data are communicated. The standard leverages the languages of IEEE Std 1149.1™ to describe and operate the on-chip circuits.
  • Status: Active Standard Help

Existing Standards Created by this Working Group

Member Bottom Section Image

Working Group Participants

Your web administrator or Working Group Chair can request an update to the information on this page. The IEEE Standards Association also offers free web hosting for Working Groups, as well as Professional Services to support your activities.

Did You Know?

The IEEE-SA offers companion services to help expedite standards development. View Case Studies.