

[Email This Letter](#)

08 June 2006

Bob Davis
Summit Computer System, Inc.
22685 Summit Road
Los Gatos, CA 95033-9310
bob@scsi.com

Re: P1896 - Scalable Memory Interface

Dear Bob:

I am pleased to inform you that on 08 June 2006 the IEEE-SA Standards Board approved the above referenced project until 31 December 2008. A copy of the file can be found on our website at <http://standards.ieee.org/board/nes/projects/1896.pdf>.

Now that your project has been approved, please forward a roster of participants involved in the development of this project. This request is in accordance with the IEEE-SA Operations Manual, Clause 5.1.2i under Duties of the Sponsor which states:

"Submit annually to the IEEE Standards Department an electronic roster of individuals participating on standards projects"

For your convenience, an Excel spreadsheet for your use has been posted on our website at <http://standards.ieee.org/guides/par/roster.xls>. Please forward this list to me via e-mail at s.hampton@ieee.org no later than 06 September 2006.

Please visit our website, IEEE Standards Development Online (<http://standards.ieee.org/resources/development/index.html>), for tools, forms and training to assist you in the standards development process. Also, we strongly recommend that a copy of your draft be sent to this office for review prior to the final vote by the working group to allow for a quick review by editorial staff before sponsor balloting begins.

If you should have any further questions, please contact me at +1 732 562 6003 or by email at s.hampton@ieee.org.

Sincerely,

Sherry Hampton
Administrator, Governance
Standards Activities
Phone +1 732 562 6003
FAX +1 732 875 0695
Email: s.hampton@ieee.org

CC: bob@scsi.com

PAR Request Date: 28 April 2006**PAR Approval Date:** 08 June 2006**PAR Signature Page on File:** Yes**Type of Project:** Modification to Approved PAR**Status:** Modification to a Previously Approved PAR P1896, 2004-06-24**Root Project/PAR:** P1896, 2004-06-24**1.1 Project No.:** **P1896****1.2 Type of Document:** Standard**1.3 Life Cycle:** Full-Use**1.4 Is this document in ballot now?** No**2.1 Title**

Scalable Memory Interface

Old Title

Memory Channel Standard

2.1 Amendment/Corrigenda Title**3.1 Working Group Name**[Memory Channel Working Group](#)**Working Group Chair**[Davis Bob](#)

Phone: 408-353-2706

Email: bob@scsi.com

Working Group Vice Chair**3.2 Sponsor**[IEEE Computer Society Microprocessors and Microcomputers \(C/MM\)](#)**Sponsor Chair**[Davis Bob](#)

Phone: 408-353-2706

Email: bob@scsi.com

3.3 Joint Sponsor**4.1 Type of Ballot:** Individual**4.2 Expected Date of Submission for Initial Sponsor Ballot:** 2007-12-00**4.3 Projected Completion Date for Submittal to RevCom:** 2008-05-00**5.1 Approximate number of people expected to work on this project:** 15**5.2 Scope:** No changes requested**Old Scope:** The scope of this project is to develop a flexible, scalable, secure data interface to transfer data to and from storage. This protocol will be technology independent, to be supported by current communications links, and will remove size and distance limitations on data retrieval, with additional data redundancy and data coherency methods.**5.3 Is the completion of this document contingent upon the completion of another document?** No**5.4 Purpose:** No changes requested**Old Purpose:** This project will develop a memory transport protocol capable of supporting data growth and data security requirements in the changing microprocessor environment. Memory is stored data in many forms and locations. This Memory Channel protocol shall be independent of link technology. This protocol shall be capable of transparent, secure, access to large, local and remote memory systems, employing coherent and redundant storage methods.

5.5 Need for the Project: The reason for developing this Memory Channel Standard is to remove the limitations on size, distance, shape, speed, and security levels associated with the access to stored data devices - memory - including RAM, ROM, Flash, Disk, and any other method(s) of storing information. This Memory Channel Standard will be a Generic Memory Interconnect and: 1. Remove any memory size and location constraints; 2. Be an Extensible Design with Room for Options and Future Developments; 3. Defines a Memory Channel Protocol independent of any link technology; 4. Does not change at each new Processor design; 5. Will be capable of Plug-n-Play operation; 6. Capable of RAIMM Operation (RAID with/without rotation) *RAIMM - Redundant Arrays of Inexpensive Memory Modules; 7. Design optimized for flexibility and versatility over performance; 8. Provide Extensive Data Protection in addition to link level protection; 9. Provide for Data security required- assume all transactions monitored; 10. Supports Smart Memory Modules concepts; 11. Supports RDMA Remote Direct Memory Access. The beneficiaries of Memory Channel Standard are: 1. Processor Vendors-No needed knowledge of Memory Module Architecture; 2. Memory Vendors-More Optimized Memory Design, Less physical driving constraints-Add interface to chip for smallest systems; 3. System Builders-More Options for Memory, Better Signal Integrity design, Faster Time To Market, Capable of UPGrade after sale, Expanded System Architecture to meet specific design goals, Component Compatibility over time for longer product life; 4. Memory Module Vendors - More design freedom in sub-unit design, Opportunity to add capabilities for differentiation, Memory is Memory is Memory - different technologies; 5. Users - Plug-n-Play, Capable of upgrading system memory and performance, Ability to support special applications needs, Expanded memory solutions available with wider cost/performance Options.

5.6 Stakeholders for the Standard: Memory developer, Large Storage system developers, Very High Reliability Storage Systems, Future personal storage systems, Highly distributed secure storage systems

6.1.a. Has the IEEE-SA policy on intellectual property been presented to those responsible for preparing/submitting this PAR prior to the PAR submittal to the IEEE-SA Standards Board? Yes Presented Date: 2005-05-19

If no, please explain:

6.1.b. Is the Sponsor aware of any copyright permissions needed for this project? No

If yes, please explain:

6.1.c. Is the Sponsor aware of possible registration activity related to this project? Yes

If yes, please explain: This project will support the IEEE RAC EUI and OUI existing practices. The addition of the World Wide Name configurations use in the INCITS committees is well known and uses the IEEE RAC OUI registration system.

7.1 Are there other standards or projects with a similar scope? No

If yes, please explain:

Sponsor Organization:

Project/Standard Number:

Project/Standard Date: 0000-00-00

Project/Standard Title:

7.2 Is there potential for this standard (in part or in whole) to be adopted by another national, regional, or international organization? ? Yes

Technical Committee Name and Number: ISO/IEC JTC1 SC25 WG4

Contact person:

Contact person Phone Number:

Contact person Email Address:

7.3 Will this project result in any health, safety, security, or environmental guidance that affects or applies to human health or safety? No

7.4 Additional Explanatory Notes:

Item 2.1 - The title has been changed by adoption of the committee and potential conflict with a previous name used historically by DEC and HP. Item 4.1 - The change to individual balloting is based on the current membership of the committee, by vote of the committee and MSC. The scope and purpose remain the same.

8.1 Sponsor Information:

Is the Scope of this project within the approved scope/definition of the Sponsor's Charter? Yes

If no, please explain: